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The iAPX 86/20 (8086 with the 8087 numeric coprocessor) is con-
sidered for digital filtering. The advantage in using the iAPX 86/20 
lies in the 80-bit width of the 8087 floating-point arithmetic reg-
isters. With such large arithmetic registers, the effects of coef-
ficient roundoff and arithmetic roundoff errors on the filter output 
are reduced. The price paid for the improved numerical performance 
is the increased time spent by the system moving data to and from 
memory. 
The method of Knowles and Olcayto for measuring the effect of 
coefficient roundoff is studied in detail. This method is applied 
to an example filter in order to demonstrate that the iAPX 86/20 can 
meet filter specifications that the 8086 without the numeric co-
processor (iAPX 86/10) cannot meet. 
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Digital filters and controllers are implemented with micro-
processor systems in order to exploit some of these advantages: 
minimal hardware impact from algorithm changes, reduced design 
time compared to digital hardware or microprogramming designs, 
compatibility with distributed processing schemes, availability 
of software tools to speed design and the ability of the micro-
processor to monitor signal levels for critical values or trends 
in order to execute different algorithms. 
If software subroutines were to be used to implement floating-
point arithmetic in a digital controller or filter run on a micro-
processor then the resulting sample frequency would be small 
enough to render the scheme essentially useless for real-time 
processing. The advent of numeric data coprocessors like the 
Intel 8087 makes floating-point arithmetic a viable option. Since 
the floating-point addition operation of the 8087 is slower than 
the fixed-point addition of the 8086 and since more bus cycles 
are run to transfer the longer floating-point formatted numbers 
than the 16-bit numbers of the 8086, the iAPX 86/20 configuration 
(8086 + 8087) runs digital filter algorithms slower than the 
iAPX 86/10 configuration (8086 without coprocessors). The 
advantages in using the iAPX 86/20 for digital filtering or 
controlling would be in the use of floating-point processing 
with the 80-bit wide registers of the 8087. 
The impact of a floating-point processor in digital filter-
ing and control would be seen in the finite word length effects. 
The purpose of this investigation is to evaluate the ability of 
the 8087 to mitigate the adverse effects of finite precision 
arithmetic in digital filters implemented on the 8086. 
This investigation is limited to digital filters and the 
techniques used herein cannot be applied directly to digital 
controllers due to the presence of A/D converters in the feed-







































































































































































































II. DIGITAL FILTER FORMS 
A digital filter implements a difference equation to trans-
form an input number sequence into an output number sequence. 
Recursive filters are described mathematically in the time domain 
by the difference equation 
y(k) = + ... +a (k 
N 
N) 












-j b. z 
J 
• 
Due to arithmetic roundoff, the output is also a function 
of the manner in which the filter is implemented. Additional 
description beyond the purely mathematical is required to de~ 
scribe the filter implementation. The two most common methods 
are the signal flow graph and a modified state-space method. 
-Care must be taken in describing a filter form with state-space 
4 
5 
methods so as to preserve its unique structure and also dist-
inguish between a structure and its transpose [l] (a structure 
and its transpose will give slightly different results). It is 
with signal flow graphs that the major filter forms are to be 
developed in this section. The purpose of this section is to 
describe the ability of the different filter implementations to 
mitigate finite word length effects and explain the choice made 
for this investigation. 
A straightforward implementation of the transfer function, 
shown in Figure 2, is known as the direct form 1 [3]. It uses 
2N delay elements, 2N + 1 multiplications and 2N additions for 
the Nth order filter. Reducing the number of delay elements not 
only saves space in memory, but also speeds execution by reducing 
the number of time consuming memory access cycles. 
By introducing a dummy variable, the mathematical equations 







N(z- 1) X(z- 1) 
D(z -l) 
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The signal flow graph of these last -equations is shown in 
Figure 3 and is known as the direct form 2 [3]. The direct form 
2 has the same number of additions and multiplications as the 
direct form 1, but has half the number of delay elements. Since 
6 
the direct form 1 is used only to introduce the direct form 2, the 
direct form 2 is commonly referred to in the literature as the 
direct form. This report will henceforth follow this convention. 
The direct form is known to be sensitive to the quantization 
of the filter coefficients [4], meaning that small errors in the 
filter coefficients caused by rounding the coefficients to fit 
the computer word length can cause large errors in the filter 
performance. For this reason the cascade or parallel filter 
forms are used to implement digital filters. 
The transfer function for the cascaded filter form may be 
written in the form 







which has the same number of arithmetic operations as the direct 
form. The cascade form has a greater signal-to-noise ratio than 
the direct form (roundoff errrors affect the system as additive 
noise) but is still inferior to the parallel form in signal-to-
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form is the sensitivity of the cascade form to the manner in which 
the pole and zero pairs are combined into second order segments 
(the pairing problem) and also to the placement of the second 
order segments within the filter form (the ordering problem) [SJ. 
The cascade form masks limit cycle oscillations when they occur 
and makes mathematical analysis of roundoff error and limit cycle 
behavior very difficult. It is for these reasons that the para-
llel form is used within this paper. 
When a filter is implemented with fixed-point rather than 
floating-point arithmetic the filter coefficients must be scaled 
to prevent the result of an arithmetic operation from exceeding 
the computer word length. In order to increase the signal-to-
noise ratio, scalers are placed within the second-order sections. 






aOi + ali z z 
1 + bli 
-1 
+ b2i 
-2 z z 
) = n 
i=l 
Figure 4 shows the cascade form with scalers made up of second-
order sections, each of which is implemented in the direct form. 
The scalers at the front and rear (input and output) have been 
omitted since they do not appear in the equation and can be 
implemented by the system's analog hardware. (Notice that the 
added internal scalers, aOi' increase the number of multiplica-
~ions.) The cascade form shown in Figure 4 has been named the 
lD form by Jackson [5] to distinguish it from its transpose, 


































































































































The transpose of a system is formed by manipulating the 
signal flow graph in the following manner: reverse the direction 
of all arrows, change all branch points to summation points, change 
all summation points to branch points and reverse the input and 
output signal names. 
The parallel filter form has the equation 
M 
= r + 2 (aOi 
i=I I + 
and has the same number of delays and arithmetic operations as the 
direct form. Figure 6 shows the parallel form made up of second-
order sections without scaling multipliers since this report has 
its focus on floating-point processing. Jackson [5] has referred 
to it as the IP form to distinguish it from its transpose, the 2P 
form shown in Figure 7. While there may be a large difference in 
the roundoff noise between the ID and 2D forms, there is little 
difference between the IP and 2P [5]. Jackson does recommend the 
IP as generally exhibiting better roundoff noise than the 2P. 
Having stated earlier the reasons for selecting the parallel 
form over the cascade form, the algorithmic implementation of the 
IP and 2P forms will be examined prior to selecting one form over 
the other. Figure 8(a.) shows a second-order lP section and Figure 
8(b.) shows a second-order 2P section. In Figure 8(a.), s(k) is 
the input to the first delay branch and s(k-1) is the input to the 
x 




Figure 6. The lP Parallel Form 
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(b.) The 2P Section. 




second delay branch. In Figure 8(b.), w(k) is the input to the 
first delay branch and t(k) is the input to the second delay 
branch. The difference equations for the lP and 2P sections may 
now be written. 
lP: y(k) = ao s(k) + a 1 s(k - 1) 
s(k) = x(k) bl s(k-1) b2 s(k-2) 
2P: y(k) = ao x(k) + t(k-1) 
t(k) = al x(k) bl y(k) w(k-1) 
w(k) = b2 y(k) 
Examination of the equation for the lP section shows that 
four multiplications and three additions are required between the 
input and output operations - neglecting data transfer operations. 
(It should be remembered that the time for a floating-point ad-
dition is not small compared to a floating-point multiplication.) 
The processing time required between input and output is a delay 
that is undesirable because it is not modelled by the filter 
equations and can cause unacceptable filter performance. Control 
theory literature solves this problem by a number of techniques 
[l] that include modelling the time lag between input and output 
and eliminating the use of the current input from the equation 
for the current output. In practice the approach is generally to 
minimize the delay and test the filter performance for accept-
ability. 
18 
Examination of the equations for the 2P section shows that only 
one multiplication and one addition are required between the input 
and output operations. Of course, the outputs from all the second 
order sections must be added together to form the filter output. The 
variables w(k) and t(k) are computed after the output of the second 
order section and the time for this computation has no affect on the 
system if a delay loop is attached to the filter algorithm. 
This chapter has explained that the choice of the 2P filter form 
for use in this report is based on the shorter time lag to output 
compared with the lP form, the tractability of parallel forms to 
mathematical analysis and the greater signal-to-noise ratio of the 
parallel forms compared with the cascaded forms. No mention has 
been made of other filter forms that further reduce the sensitivity 
of a digital filter [4,8] to finite word length effects because they 
require additional arithmetic operations which slow the operation of 
the filter. 
III. FINITE WORD LENGTH EFFECTS 
The errors in digital filter performance due to limited 
register widths are called finite word length effects. This 
chapter provides a brief overview of finite word length effects. 
These effects are grouped into three categories: input quan-
tization, coefficient roundoff and arithmetic roundoff. 
Degradation of filter performance begins when the input signal 
is sampled and quantized into a digital word by the analog-to-
digital converter. The smallest increment in the quantized signal 
is known as the quantization step size, q. When the least sig-
nificant digit representing the input signal is formed by rounding, 
the error, eq, is bounded by leql~q/2. Assuming that e is a q 
uniformly distributed random variable with zero mean, the variance 
of e is q2/12. The effect of this input quantization on the 
q 
output can be estimated by computing the mean-square error of the 
output due to the input quantization or by computing a bound on 
the output due to input quantization [9]. 
Commercially available analog-to-digital converters (ADCs) 
output a fixed-point binary word. The only advantage to using a 
floating-point ADC would be in a greater dynamic range compared 
to a fixed-point ADC of similar word size. Although some effort 
has been made to develop a floating-point ADC 110], the lack of 
19 
commercial floating-point ADCs indicates little need for su·.::h a 
device. 
20 
Another source of error is the rounding of the filter coef-
ficients to accommodate register lengths. This roundoff results 
in shifting the pole and zero locations in the Z domain which 
changes the filter performance. Kaiser [6] has derived formulas 
for the minimum fixed-point word length necessary to insure filter 
stability and for the change in pole location due to the roundoff 
error of the filter coefficients. The interest is in predicting 
filter performance for a given word length to insure the word 
length is large enough to meet the filter specifications, so 
knowledge of the pole displacement is not sufficient. 
Plotting the frequency response for a filter form can result 
in a large amount of computation since complex multiplication, 
addition and division operations are required along with the 
extraction of the magnitude of the complex valued result at each 
frequency for which the result is computed. Much effort has been 
expended in applying statistical methods to measure filter per-
formance in order to reduce computational costs. The most notable 
examples are the work of Knowles and Olcayto [7], Avenhaus [11] 
and Crochiere [12]. The method of Knowles and Olcayto is examined 
in detail in Chapter V of this report and applied in Chapter VI to 
a floating-point filter implementation consistent with the Intel 
iAPX 86/20. 
Another major source of error in filter performance is due to 
arithmetic roundoff. For the case of fixed-point arithmetic with 
coefficients scaled to fractions less than one there will be no 
overflow from multiplication but there will be an error when the 
product is rounded or truncated. An example will clarify how the 
multiplication of two binary integers will not result in overflow 
for scaled operands. 
When the 8086 multiplies the accumulator by a byte sized 
operand, the lower 8-bits of the accumulator are multiplied by the 
8-bit operand and a double length result is returned. A double 
length result is also returned when the operands are word (16-bit) 
sized. Suppose that the product of the scaled input, x = 0.9, 
and a scaled coefficient, a = 0.9, is desired and the operands are 
byte sized. The operands would be represented by 
(O. 9) (256) = 230. 4 ~ 230. The product is expected to be 
(.81) (256) = 207.36~207. The manner then in which this is 
achieved with the microprocessor is to drop the lower 8-bits of 
the result (which is the equivalent to 8 right shifts): 
1st (230) (230) = 52,900 
2nd (52, 900) (2- 8 ) = 206. 64 ~ 206 
So it is evident that the truncation which is practiced further 
degrades the rounded result. 
The 8086 in fixed-point addition does not return double length 
results and overflow can result. (It is the scaling required 
to prevent overflow on addition that concerned Jackson [SJ 
21 
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in his investigation of roundoff noise.) Without the occurrence 
of overflow there is no error introduced to the calculations by 
fixed-point addition. With overflow the digital filter can exhibit 
oscillation [13]. 
Floating-point arithmetic introduces roundoff error into the 
calculations with both multiplication and addition. The major 
source of roundoff error in addition occurs when the mantissa of 
the smaller addend is shifted in order to match its characteristic 
(exponent) to that of the larger addend. This becomes most notice-
able with bandpass or bandstop filters implemented in parallel 
second order sections where the midfrequency gains of the separate 
sections can vary considerably in magnitude leading to the addition 
(or subtraction) of numbers with great difference between them [6]. 
Roundoff error in floating-point digital filters has been invest-
igated by Sandberg [14], Liu and Kaneko [15], and Kan and Aggarwal 
[ 16] . 
An effect due to multiplication roundoff that is unique to 
recursive digital filters is the limit cycle phenomenon which oc-
curs when a zero input yields a constant nonzero output or an 
oscillating output. As an example consider the behavior of the 
first order filter defined by y(n) = x(n) + 0.96 y(n-1) 
shown in Table 1 with the output being rounded to two decimal 
places [17] and zero input. It was thought at one time that the 
use of floating-point arithmetic would eliminate the occurrence 
of limit cycles. Kaneko (17) demonstrated that large amplitude 
limit cycle oscillations occur in floating-point digital filters 
and also derived conditions for the existence of limit cycles. 
23 
An interesting discovery by Kaneko was that no limit cycles 
exist in first order digital filters with binary floating-point 
arithmetic. This further emphasizes the desirability of implement-
ing real poles in first order sections - of breaking filters down 
into sections of the smallest possible order. 
Having identified the major advantage of the iAPX 86/20 over 
the iAPX 86/10 as the ability of floating-point arithmetic with the 
80-bit wide registers of the 8087 to improve filter performance, 
this chapter identified the finite word length effects that could 
be ameliorated by the iAPX 86/20. The literature on this topic 
was surveyed and a method developed by Knowles and Olcayto for 
measuring filter output error due to coefficient roundoff was 
selected for investigation. 
24 
TABLE 1 
A LIMIT CYCLE 
Output 
n 
Before Rounding After Rounding 
0 .20 
1 (. 96) (. 20) = .192 .19 
2 (.96) (.19) = .1824 .18 
3 (.96) (.18) = .1728 .17 
4 (. 96) (. 1 7) = .1632 .16 
5 (. 96) (. 16) = .1536 .15 
6 (.96)(.15) = .1440 .14 
7 (.96) (.14) = .1344 .13 
I I 8 (.96)(.13) = .1248 .12 
9 (.96) (.12) = .1152 .12 
10 (.96)(.12) = .1152 . 12 
IV. THE IAPX 86/20 
This chapter serves to summarize the operation of the iAPX 
86/20 as a digital filter. This chapter is not a tutorial on 
programming, nor is it a hardware reference compendium. Instead, 
the emphasis is on execution of the filter algorithm and the 
manner in which the data is formatted for floating-point process-
ing. 
In order to execute a digital filter on the iSPX 86/20, the 
input signal is sampled, converted to a binary representation and 
inputted to the 8086 CPU. (The analog input may be prefiltered 
by an analog circuit to prevent aliasing.) This can be performed 
in at least two different ways: with internal software sub-
routines driving the system or with external interrupts driving 
the system. 
The digital filter driven by internal software would call a 
software subroutine to perform a delay loop which is used to 
maintain the correct input sample p~riod. An I/O subroutine 
would output a control signal on one of the ports to the ADC 
with an OUT instruction, transfer the input word from another 
port to the accumulator with an IN instruction, load the input 
into memory with an MOV instruction, execute the filter algorithm, 
execute the output code and then return control to the main 
25 
26 
program which would again call the delay subroutine. The filter 
algorithm would be imbedded within the I/O subroutine in order to 
minimize the delay between filter input and output. If separate 
subroutines were written for input, for the filter algorithm and 
for the output then time would be lost in transferring control 
from one subroutine to another. Furthermore, if separate sub-
routines were written then the I/O and filter instructions may 
not occupy consecutive locations in memory. This would interrupt 
the operation of the CPU instruction queue. 
The 8086 CPU is comprised of two separate units: the execu-
tion unit (EU) and the bus interface unit (BID). The two units 
operate in parallel. While the EU is executing instructions, the 
BID is fetching the next instructions stored in memory. The BID 
instruction queue holds up to six bytes from the instruction 
stream and attempts to keep that queue filled so the EU is not 
kept waiting for its next instruction. Additionally, all inter-
face between the CPU and the bus occurs through the BID. When 
the CPU instruction pointer takes a jump, as it usually does with 
program branches, the instruction queue holds the wrong instruc-
tions and the CPU must wait for an instruction fetch. This is 
why it is wise not to allow the program to branch between input 
and output if the I/O delay degrades performance (which it does 
for both digital filtering and control). 
The digital filter driven by an external interrupt would use 
devices external to the CPU to maintain the sample period, trigger 
the ADC and send an interrupt signal to the CPU. The CPU would 
then execute the 1/0 and filter instructions as an interrupt 
procedure. 
27 
The iAPX 86/20 configuration allows the 8086 CPU and the 8087 
NDP (numeric data processor) to share the same instruction stream. 
The NDP, like the CPU, is composed of two units that operate in 
parallel: the numeric execution unit (NEU) and the control unit 
(CU). The CU maintains an instruction queue that is identical to 
that of the BIU. The NEU executes all instructions that involve 
the register stack. The pertinent NEU instructions for filtering 
are arithmetic and data transfer instructions. 
The arithmetic registers of the NDP differ significantly from 
the general purpose registers of the CPU in operating as a stack. 
The stack consists of eight registers, each 80-bits wide having 
the format known as temporary real, see Figure 9(c). The operation 
of the stack may be described most concisely by an example. The 
code for a 2P filter section is li.sted in Figure 10, written in 
ASM-86 (assembly language). The operation of the stack in execut-
ing this code is shown in Figure 11. (The code illustrates the 
operation of the stack, not efficient use of the stack.) To 
speed execution, the constants b
1 
and b2 are stored as negative 
values in variables Bl and B2. This saves the effort of swapping 
registers to perform a subtraction performed in step (k) of the 







ao x(k) + 
a 1 x(k) + 
(-b2) y(k) 
t(k-1) 
(-bl )y (k) + w(k-1) 
The salient features of the stack are that the registers 
below the stack top are designated by their position relative 
to the stack top and that all data transfers between the register 
stack and memory occur through the stack top. Since all numbers 
loaded into the register stack are in the temporary real format, 
16-bit integer valued numbers may be operated on by 64-bit (long 
real) or 32-bit (short real) floating-point coefficients stored 
28 
in memory. This gives the designer a good tool with which to 
combat coefficient roundoff errors. The 80-bit wide stack reg-
isters can virtually eliminate arithmetic roundoff errors, depend-
ing upon the precision (32, 64 or 80-bits floating-point) used 
to store saved values (w(k), t(k), y(k)). 
This chapter described the operation of the iAPX 86/20 in 
digital filtering. It demonstrated how a 16-bit integer valued 
input can be multiplied by a high precision coefficient stored in 
floating-point format in memory. The usefulness of this operation 
is the subject of Chapter VI. This chapter has not explained 
assembly language programming or hardware system design. Rector 
and Alexy [18] and Morse [19] provide good reference to the 8086. 
Morgan and Waite [20] discuss the 8087 as well as the 8086. The 
vendor's literature [21,22,23,24] is the most important source. 
Appendices A and B of this report summarize pertinent ASM-86 



















































































































































































































































































































































a FILD x 
b FLD AO 
c FMUL ST, ST (1) 
d FADD T 
e FISTP y 
f FMUL Al 
g FADD w 
h FILD y 
i FLD Bl 
j FMUL ST, ST(l) 
k FADD ST, ST(2) 
1 FSTP T 
m FLD B2 
n FMUL 
0 FSTP w 
Figure 10. Coded Stack Operations 
33 
ST: x ST : AO 
ST(l) : x 
(a.) FILD X (b.) FLD AO 
ST : (AO)(X) ST : (AO)(X) + T 
ST(l) : x ST (1) : x 
(c.) FMUL ST, ST (1) ( d.) FADD T 
ST: x ST: (X)(Al) 
( e.) FISTP Y (f.) FMUL Al 
ST: ( (X) (Al )+W) ST : y 
ST ( 1) : ((X)(Al)+W) 
(g.) FADD W (h.) FILD Y 















: Bl ST : (Bl)(Y) 
: y ST ( 1) : (Y) 
: ((X)(Al)+W) ST(2) : ( (X) (Al)+W) 
FLD Bl (j . ) FMUL ST, ST(l) 
: (Bl)(Y)+((X)(Al)+W) ST : y 
: y ST(l) : ( (X) (Al )+W) 
: ((X)(Al)+W) 
FADD ST, ST(2) (1.) FSTP T 
: B2 ST : (B2)(Y) 
y ST(l) : ((X)(Al)+W) . ( (X) (Al )+W) . 
FLD B2 (n.) FMUL 
: ((X)(Al)+W) 
FSTP W 
Figure 11. The Stack in Operation 
(Continued) 
34 
V. THE METHOD OF KNOWLES AND OLCAYTO 
The method of Knowles and Olcayto for measuring the degradation 
of filter response due to roundoff errors in the filter coefficients 
yields a single number which is the mean-square error (variance) 
of the filter's actual output. This chapter presents a derivation 
of their results. 
Beginning with an infinite precision filter in direct form, 
N 
2 ak -k (z -1) (z-1) z H oo Aoo = k=O -- ----
Boo (z -1) N 
1 + 2 -k bkz 
k=l 
the ideal coefficients are replaced by rounded coefficients, 
N 
A(z -l) 2 -k H(z-l) ak z = = 
B(z-l) k=O 
1 + N 
2 bk -k z 
k=l 
where the ideal coefficients, ak and bk' are ·related to the actual 





and the error quantities, a k and (3 k, ·are statistically indepen-
dent, uniformly distributed and have zero mean values. 
The actual filter output, y'(n), from rounded coefficients is 
N N 
y' (n) 2 ak x(n-k) 2 bk y' (n-k) . 
k=O k=l 
The infinite precision filter output, y(n), from ideal coefficients 
is 
N N 
y (n) = 2 ak x(n-k) 
k=O 
2 bk y(n-k) 
k=l 
The computational error is given by 
e(n) = y' (n) y(n) 
which after substituting y'(n) and y(n), using the definitions of 
e(n), ak, bk, and discarding second order terms (the products 
(3 k e (n-k)) yields 
N N 
e(n) = 2 a k x(n-k) 2 bk e(n-k) 
k=O k=l 
N 
2 (3 k y (n-k) 
k=l 
Applying the Z- transform to this last equation yields 
-1 -1 1 1 0 = a-(z ) X(z ) - J3(z-) Y(z-) -1 -1 E(z ) Boo- (z ) 
-1 
where E(z ) is the z- transform of e(n), 
N 
-1 2 -k a- (z ) = Q' k z and 
k=O 
N 
'3 (z-1) = 2 '3 k 
-k z 
k=l 
Substituting Y(z-l) -1 1 = Hoo (z ) X(z - ) into the last 
equation and regrouping terms yields 
[ 
-1 
= tl! (z ) 
Boo 
-1 - '3 (z ) Hoo 
Since y'(n) = y(n) + e(n), where y'(n) is the actual 
-1 
output and y(n) is the ideal output, it follows that Y'(z ) = 
Y(z- 1) + E(z- 1). This last equation for Y'(z-1) and the pre-
ceding equation for E(z- 1) are next applied in obtaining mean-
square error of the filter output due to coefficient roundoff. 
The mean-square error is given by 
CT 2 Hoo (j w) H(j w) = 
where E[x] is the expectation of x (mean of x). An explanation 
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for this last equation is found in Appendix C. Rewriting the 
. f 2 . equation or u into a more practical form begins with the fol-
lowing substitutions: 
2 y' (j w ) Y(j w) 
2 




E(j w) E(-j w) 
= = 
X(j w) X(j w) X(-j w) 
There is also a change of variables: 
since z = e jwT 
then ln (z) = jwT 
and taking the derivative of both sides finally gives 
dz 
z 
= jTd w • 
Applying the substitution and the change of variables to the 
equation for u 2 gives 




X(z) X(z -l) z 
dz l 
where G is the circle I z I = 1 traversed in the counterclockwise 
direction. Assuming a stable filter, the expectation operator 
may be brought inside the integration operator. Reversing the 








(z-1))] Q (z ) - (3 (z )Hoo dz 
-1 
Boo (z ) z 
Since Q (z) and (3 (z) are polynomials made up of Q k and (3k terms 
which are independent random variables with zero mean and since the 
expectation of the product (the correlation) of two independent 
random variables with zero mean is zero, all the cross-product . 
terms within the expectation operator go to zero. The non-zero 
terms occur when the product includes the square of a random 
variable, Q'k2 for example. Since the expectation of the square of 
a zero mean random variable is the variance of the random variable, 
the equation finally becomes 
1 
1 









Having assumed the coefficient errors to be zero mean uniformly 







where q is the quantization step size for rounding the ideal co-
ak 
-efficient ak. 
For a filter implemented in paralle1ed second-order sections 
the mean-square error may be computed from the following set of 
equations derived by Knowles and Olcayto. Given 
N 
H (z -l) + 2 - + - -1 = r a Ok alkz 
k=l 
-1 -2 1 + blkz + b2kz 
where the bar over the coefficients indicates the infinite pre-
cision coefficients, then 
N 
0"2 . 2 L e 2 ) 1 , 1 dz = O" + o- + er --r aOk alk 2lTj G Book(z)Book(z-1) z 
k=I 
N 
~ ) -1 dz . 2 2 1 f Hook(z)Hook(z ) + L O" O" --+ 2rr· -l blk b2k J G Book(z)Book(z ) z 
k=l 
where 
1 f ·1 dz -1 2 lT j B , (z)B k (z ) z 
G 
oo K oo 
-
1 + b2k 
= - - - - -
(1 - · ·blk + b2k) 0 + blk + b2k) (1 - b2k) 
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and 
1 f Hook(z) Hook (z-1) dz 
2 lT j 
G Book(z) B OOk 
(z -1 ). z 
= 
where 
BO = 1 + blk + b2k 
Bl = 2 (1 b2k) 
B2 = 1 - blk + b2k 









= 3a0k alk + 3alk 
A3 
-2 -2 2 
= (a Ok alk) 
At this point it is appropriate to address a concern raised 
by Bede Liu [9] about the method of Knowles and Olcayto. Liu 
pointed to the assumption made by Knowles and Olcayto that the 
roundoff errors are random variables. He then argued that since 
the coefficients are rounded once, and henceforth maintain those 
rounded values, the assumption that the error is random may be 
weak. Liu inferred that the method of Knowles and Olcayto may be 
inappropriate when the order of the filter is low. The crucial 
point to consider is the ability of the statistical model to 
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provide useful information on filter performance. When the coef-
ficients are known with accuracy and precision, the roundoff errors 
can be calculated and are not individually random. The assumption 
of random error is a simplification to apply stochastic modelling. 
Knowles and Olcayto demonstrated by experiment the ability of 
their model to calculate the mean-square error for direct and 
parallel form filters of high order. The question of when the 
filter order is too low to provide meaningful results could be an 
interesting topic for further investigation. However, filters of 
low order may not be so sensitive to coefficient roundoff errors 
as to require analysis by the method of Knowles and Olcayto. 
In demonstrating the ability of their method to calculate 
the mean-square error, Knowles and Olcayto did find that their 
method deviated from the actual mean-square error when the word 
size became small. For the high order parallel form filter studied 
by them, their method began to break down when the word size 
reached 8-bits. They attributed this result to the second-order 
error terms which were dropped to simplify the mathematical 
model. 
The model of Knowles and Olcayto for calculating mean-square 
error fo the filter output focuses on the impulse response since 
filter specifications generally are a description of the desired 
properties of the transfer function. 
The method of Knowles and Olcayto was examined in detail in 
this chapter. Its shortcomings were examined and a set of 
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convenient formulas to compute the mean-square error for parallel 
form filters was presented. 
VI • AN EXAMPLE . 
After Knowles and Olcayto developed their method for computing 
the mean-square error of the filter output they applied it to a 
demanding filter design and compared the performance predicted by 
their method to the actual measured digital filter performance [11]. 
The filter they examined used fixed-point arithmetic. This chapter 
examines the same filter when implemented in paralleled second-
order sections with floating-point arithmetic and with coefficients 
rounded to fit the Intel 8087 floating-point memory format. 
The filter design examined by Knowles and Olcayto was first 
specified and designed by Golden and Kaiser [25]. The filter is a 
bandstop type with the following requirements: a -75 db minimum 
attenuation in the rejection band which extends from 2596 Hz to 2836 
Hz and a -0.5 db maximum attenuation below 2588 Hz and above 2844 
Hz. The sampling rate is 10 kHz. The digital filter is derived by 
applying the bilinear transform with frequency prewarping. The filter 
type is elliptic of twentysecondth order. The filter coefficients 
originally calculated by Golden and Kaiser for a parallel filter 
implementation did not have enough significant digits (they were also 
for a different type of paralleled implementation) for the error 
analysis intended by Knowles and Olcayto. Therefore, Knowles and 
Olcayto computed the coefficients for the parallel implementation 
to achieve a minimum of ten significant digits. These coefficients 
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are listed in Table 2 and correspond to the following equation: 
11 
k=l 
where the bar over the coefficients denotes infinite precision 
coefficients. (Actually, the infinite precision coefficients are 
finite precision and need only enough precision to produce sig-
nificantly different results when differencing the filter outputs 
due to the rounded and nonrounded coefficients.) 
Knowles and Olcayto applied their method to a fixed-point 
filter. Their results indicate that a 23-bit word length would 
meet the filter specifications. They then computed the actual 
filter responses for various coefficient word lengths and found 
that 19-bits was the smallest fixed-point word length that meets 
the specifications. The 8086 is therefore unable to meet the 
filter specifications with its 16-bit word lengths. 
Since the short real and long real formats for storing 
floating-point numbers do not store the leading bit (always a one), 
consideration of implementing this filter with an 8087 begins 
with determining the number of bits needed on the right of the 
binary point (the number of binary places) in the binary mantissa 
to represent each of the infinite precision coefficients. The 
number of bits needed for this are listed in Table 3. · The method 
for calculating the table is described in Appendix D. The short 
real format stores 23-bits and the long real 52-bits to the right 
-
r = 1.69887 24578 
-
K alk 
1 -7.46702 70246 
2 9.85519 37100 
3 4.55636 20191 
4 -4.88846 42202 
5 -1.33233 84702 
6 1.18780 29670 
7 2.33347 03327 
8 -1. 33035 41404 
9 4.36615 69186 
10 -8.84472 83670 
11 -1.16760 74543 
K b2k 
1 9.98907 99167 
2 9.98883 72720 
3 9.95727 86927 
4 9.95630 67875 
5 9.88291 89882 
6 9.88007 30189 
7 9.66141 83349 
8 9.65181 0179 
9 8.74229 35455 
10 8.69460 06357 





E-4 7.31523 91358 E-4 
E-4 7.47644 71504 E-4 
E-3 -4.35692 04420 E-4 
E-3 -4 . 4 2 7 3 9 2 4 7 10 E-4 
E-2 -7.46754 71331 E-3 
E-2 -7.67023 09337 E-3 
E-2 4.01927 57395 E-2 
E-2 4.14246 00464 E-2 
E-2 -1. 43576 73940 E-1 
E-2 -1.47660 37472 E-1 
E-1 -8.60183 71841 E-1 
blk 
E-1 4.28517 54740 E-1 
E-1 1.10647 25159 E-1 
E-1 4.31751 24685 E-1 
E-1 1.06373 63408 E-1 
E-1 4.41494 78013 E-1 
E-1 9.40740 03990 E-2 
E-1 4.66350 62848 E-1 
E-1 6.16263 08659 E-2 
E-1 5.18603 79640 E-1 
E-1 -2.04564 74227 E-2 






























. TABLE 3 
NUMBER OF BINARY PLACES 
- -
b2k alk a Ok 
36 36 36 
37 36 36 
36 35 36 
36 35 36 
33 36 36 
33 36 36 
34 35 36 
33 35 35 
35 34 36 
36 34 36 
33 36 36 
34 
TABLE 4 




b2k alk a Ok 
34 34 24 
33 34 24 
31 35 24 
31 35 24 
30 31 24 
30 31 24 
29 28 24 
30 28 24 
28 26 24 
27 26 24 




























of the binary point. The long real format would not require 
rounding the supposedly infinite precision coefficients and would 
therefore be inappropriate for analysis by the method of Knowles 
and Olcayto (the decimal coefficients would have to be computed 
again with greater precision to use the long real format). 
Having selected the short real format for the rounded coef-
ficients, the next step is to determine the quantization step size, 
q, for each coefficient: 
where 
q = -M 2 
M = 23 + P 
and P is the absolute value of the characteristic for the floating-




where x is an infinite precision coefficient, int(y) is the greatest 
integer less than or equal to y and abs(z) is the absolute value of 
z. The value of M for each coefficient is listed in Table 4. With 
the quantization step size, q, known for each coefficient, the 
variance (mean-square error) for each coefficient may be computed 
by 
~2 2 = q 
12 
The mean-square error of the filter output is now computed 
using the equations listed at the end of Chapter v of this report. 
(The Fortran code is listed in Appendix E.) The value is 
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2 
CT = 0 • 214 9 5 E- 12 
or CT = 0.4636 E-6 
To predict the filter performance from these numbers the method 
of Knowles and Olcayto assumes that nearly all the possible fitler 
deviations are bounded by plus or minus 3 CT • (Their implicit as-
sumption is that the filter output error is normally distributed 
with zero mean.) The test for acceptable filter performance is 
therefore: 
3 CT~ abs (the acceptable gain fluctuation). 
The filter specification allows 0.5 db ripple in the passband. 
The acceptable gain fluctuation is then 
= ± .059 
The filter specification requires -75 db minimum attenuation 
in the rejection band. To find the acceptable gain fluctuation for 
the rejection band one finds the minimum attenuation attained by 
the filt~r when the coefficients are ideal (not rounded). For the 
filter being investigated, Knowles and Olcayto found the minimum 
attenuation for the ideal filter to be -76.5 db. The allowable 
gain fluctuation in the rejection band is therefore: 
± (antilog10 c::) -antilog10 c7:~S ))=± 0.266 E-4 
This means that the following relation needs to hold for the 
filter performance to meet the specifications: 
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~ ~ (0.266 E-4)/3 = 0.89 E-5. 
The value computed is 
~ = 0.46 E-6 
which does satisfy the relation and indicates that the iAPX 86/20 
can provide the precision required to meet the filter specifications 
(with coefficients using the short real format) while the iAPX 86/10 
cannot meet the specifications. 
If the filter under examination in this chapter were truly to 
be assembleo then a timing analysis would have preceded the output 
error analysis. The filter was examined in order to demonstrate 
the application of the method of Knowles and Olcayto, so the timing 
analysis is performed in Appendix F for the sake of completeness. 
The result of the analysis is that the iAPX 86/20 cannot execute 
the filter in question with a sample rate of 10 kHz. (The upper 
bound on the sample rate is 341.76 Hz when the system runs on a 
5 MHz clock.) The purpose of the error analysis in this chapter 
is to demonstrate the benefit of using the iAPX 86/20 for digital 
filering presuming that a microprocessor implementation is feasible. 
Knowles and Olcayto in their original work examined a digital 
filter implemented with fixed-point arithmetic. Within this chapter 
the method of Knowles and Olcayto was applied to the same filter 
in order to demonstrate the application of the method. The result 
of this application indicates that the iAPX 86/20 can meet filter 
specifications that the iAPX 86/10 cannot meet due to coefficient 
quantization errors. 
VII. CONCLUSION 
The ability of 80-bit wide floating-point registers to reduce 
roundoff effects was identified as the major advantage in using the 
8087 numeric coprocessor. The impact of filter realization schemes 
on roundoff error, various finite word length effects caused by 
roundoff and the operation of the iAPX 86/20 were reviewed. The 
method of Knowles and Olcayto for measuring output error due to 
coefficient roundoff was studied in detail. 
Knowles and Olcayto had studied a fixed-point filter that re-
quired more than 16-bits to meet the filter specifications. This 
report therefore applied the method of Knowles and Olcayto to the 
same filter implemented with floating-point arithmetic where the 
coefficients were rounded to match the short real data format of 
the 8087. The arithmetic capabilities of the iAPX 86/20 were able 
to meet the filter specifications that the arithmetic capabilities 
of the 8086 without the numeric coprocessor could not meet. It may 
be concluded that the use of the numeric data coprocessor can make 
it possible to meet severe digital filter resolution requirements 
that could not be met by the 8086 alone. However, the data-transfer 
and arithmetic operations on the longer floating-point formatted words 
consume much time. They greatly reduce the bandwidth attainable by 
a digital filter implemented on the iAPX 86/20. For example, the 
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filter examined in this report requires a sample frequency far 
beyond the capability of the iAPX 86/20. 
The major conclusion to be drawn from this research report is 
that the high processing overhead associated with the long floating-
point data formats restricts the digital ·filtering application of 




This appendix summarizes ASM-86 instructions used in this re-
port. 8087 instructions begin with the letter F, 8086 instructions 
do not. 
IN Accumulator, port 
IN transfers a byte or a word from an input port to the AL 
register or the AX register, respectively. 
FADD //source/destination, source 
With no operands (//), FADD places the sum of ST (stack top) 
and ST(l) in ST(l) and then pops the stack. With only a 
source operand, FADD places the sum of the source (in memory) 
and the stack top in the stack top. With two operands, FADD 
adds the source stack register to the destination stack 
register. 
FILD source 
FILD (integer load) converts the source memory operand from 
its binary integer format to temporary real and pushes the 
result onto the 8087 stack. 
FISTP destination 
FISTP (integer store and pop) rounds the content of the stack 
top to an integer according to the RC field of the 8087 control 
word, transfers the result to the destination (in memory) 
and then pops the stack. 
FLD source 
FLD (load real) pushes the source operand onto the top of 
the register stack. The source may be another stack register 
or it may be any of the real data types in memory. 
FMUL //source/destination, source 
With no operands, FMUL (real multiply) places the product of 
ST (stack top) and ST(l) in ST(l) and then pops the stack. 
With one operand, FMUL places the product of the source 
memory operand and the stack top in the stack top. With two 
operands, FMUL places the product of the source and destina-
tion stack registers in the destination stack register. 
FST destination 
FST (store real) transfers the content of the stack top to the 
destination, which may be another stack register or a memory 
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operand. If the memory operand has the short or long real 
format, the mantissa is rounded according to the RC field 
of the 8087 control word. 
FSTP destination 
FSTP (store real and pop) operates identically to FST except 
that the stack is popped after the transfer. Coding FSTP 
ST(O) is equivalent to popping the stack with no data transfer. 
MOV destination, source 
MOV (move) transfers a byte or a word from the source operand 
to the destination operand. 
OUT port, accumulator 
OUT transfers a byte or a word from the AL register or the AX 
register, respectively, to an output port. 
APPENDIX B 
This appendix summarizes the typical number of clock cycles 
required to execute ASM-86 instructions used in this report. All 
floating-point memory operands are assumed to be in the short real 
format. 
EA stands for the number of clock cycles needed to form the 
address of a memory operand. The instructions used in this report 
require only the memory displacement to be calculated, so EA = 6. 
Instructions Clocks 
IN AX, PORT 10 
FADD II ST, ST(i) 85 
FADD memory source 105 + EA 
FILD word source 50 + EA 
FISTP word destination 88 + EA 
FLD memory source 43 + EA 
FMUL ST, ST(i) 97 
FMUL memory sourc~ 118 + EA 
FST memory destination 87 + EA 
FSTP memory destination 89 + EA 
FSTP ST(i) 20 
MOV X, AX 10 
MOV AX, y 10 
OUT PORT, AX 10 
55 
APPENDIX C 
The implicit assumption made by Knowles and Olcayto in their 
work is that the filter deviation is an ergodic random process. 
If X is an ergodic process then [26] 
E[X2J = lim 1 
L~oo 2L 
L 
J 2 x (t)dt 
-L 
If L is not extended to infinity in the limit then the time 
average is an estimate of the mean-square, denoted by 
1 L 
J 'i[x2 J L x2 (t)dt 
0 
This estimate is also a random variable. If the estimator is 
an unbiased estimator then the mean value of the estimate is equal 
to the true value: 
E[X2J = 
Substituting the filter error for X, recognizing the mean-
square error as the variance and applying Parseval's theorem to 
the integral allows us to write 
CT 2 = 
[ 
T 2 rr/r 
E - J 2 Tr H( w ) - Hoo ( w) 
0 
where T is the sample period of the filter. 
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APPENDIX D 
Many base 10 floating-point numbers when transformed to base 
2 require infinite precision to exactly represent the number. When 
the base 10 floating-point number has been rounded, the base 2 
floating-point number should be rounded so that its roundoff error 
is less than or equal to the roundoff error of the base 10 number. 
When using the method of Knowles and Olcayto it is necessary 
to compare the binary representations that accurately represent 
the filter coefficients with the binary representations of the co-
efficients rounded to fit the 8087 data format. This is done in 
order to confirm the appropriateness of the method. If the coef-
ficients do not need rounding to fit the data format then the use 
of the method does not need to be considered. If the method of 
Knowles and Olcayto is used then the number of bits in the mantissa 
of the ideal coefficients should significantly exceed the number of 
bits in the mantissa of the data format. 
Since the 8087 short and long real data formats store only the 
bits to the right of the binary point in the mantissa, the method 
of calculating the bits to the right of the binary point in the 
mantissa is now demonstrated. 
Step 1. For a number such as (3.0123456789) (10**-4) the 
smallest quantization step size is 
q = (10)**(-10-4) = (10**-14) 
Setting the roundoff error of the binary representation less than 
or equal to the roundoff error of the decimal representation leads 
to 
2**M~l0**(-14) 
Next, the logarithm of both sides is taken and the result 
manipulated. 
M log 2 ~ - 14 
M~ - 14/log 2 = -46.5 
M = int(-46.5) = -47 
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where int(x) is the greatest integer less than or equal to x. 
Step 2. The largest power of 2 in the number is found. 
K = int(log2 (3.0123456789(10**-4))) = -12 
Step 3. The number of bits to the right of the binary point 
is the mantissa, N, is found by the following equation. 
N = abs (M-K) 
= abs (-47-(-12)) = 35 
The decimal number 0.92 shall be considered as a numerical 
example. Applying the method of this appendix yields N=6. The 
ideal binary representation of .92 is 
0.1110 1011 10001 .... 
Rounding this number with N=6 yields 
(1.110 110) (10**-l) 
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Transforming this back to base ten yields 0.921875. The error, 
0.001875, is less than the roundoff error of the original decimal 
number, 0.005. Rounding the number to two significant digits 
returns the original number, 0.92. 
APPENDIX E 
This appendix lists Fortran IV code for implementing the 
equations derived by Knowles and Olcayto for the mean-square 
error of a digital filter implemented in paralleled second order 
sections. The data in Tables 2 and 4 of this report are attached 
to the program by a BLOCK DATA subprogram. The program was 
executed on a VAX computer, so REAL*8 corresponds to a double-
precision real variable declaration. 
To use this program for other filters implemented in parallel 
sections one would make these three modifications: change the DO 
loop counter (k = 1,11) to reflect the new number of sections, 
change the data in the BLOCK DATA subprogram and, if the computer 
is not a VAX, change the type declarations from REAL*8 to DOUBLE 
PRECISION and from INTEGER*2 to INTEGER. 



























20 FORMAT(' STD DEVIATION=',El4.5) 
WRITE(6,30)VARNCE 







































































C END OF CODE 
STD DEVIATION = 0.46362E-06 
VARIANCE= 0.21495E-12 
APPENDIX F 
This appendix lists ASM-86 code for executing the filter 
examined by this report. The execution of this filter would require 
14,630 clock cycles, using the figures from Appendix B. Using a 
5 MHz clock, the filter execution frequency is 341.76 Hz. The 
output delay is 5,071 clock cycles, 1.014 milliseconds. 
The variable names used in the code relate to the filter coef-
ficients in the following manner: 
R = r 




Yl = the output of filter section 1 
y = the filter output 
x = the filter input 
Bll, ... ,Blll = (-bll), ... ,(-blll) 
etcetera. 
The 2P filter form is used (the equation can be found in 
Chapter IV). 














there are ten sections like 























there are ten sections 










FSTP Wl 1 
FSTP ST(O) 
This concludes the filter code. 
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